Mark Horowitz

Affiliations: 
Stanford University, Palo Alto, CA 
Area:
Electrical Engineering, Computer science
Google:
"Mark Horowitz"
Mean distance: 3886.04
 

Parents

Sign in to add mentor
Robert W. Dutton grad student 1983 Stanford (E-Tree)

Children

Sign in to add trainee
Michael D. Smith grad student 1993 Stanford (Computer Science Tree)
Chih-Kong K. Yang grad student 1999 Stanford (E-Tree)
Hema A. Kapadia grad student 2000 Stanford
William F. Ellersick grad student 2001 Stanford
Gu-yeon Wei grad student 2001 Stanford
Daniel K. Weinlader grad student 2002 Stanford
Evelina F. Yeung grad student 2002 Stanford
Ronald Ho grad student 2003 Stanford
Jaeha Kim grad student 2003 Stanford
Jeffrey M. Solomon grad student 2003 Stanford
Azita Emami-Neyestanak grad student 2004 Stanford
David J. Lie grad student 2004 Stanford
Dean Liu grad student 2004 Stanford
Ken Mai grad student 2005 Stanford
Vladimir Stojanovic grad student 2005 Stanford
Bennett Wilburn grad student 2005 Stanford
Elad Alon grad student 2007 Stanford
Hae-Chang Lee grad student 2007 Stanford
Samuel Palermo grad student 2007 Stanford
Vicky W. Wong grad student 2007 Stanford
Amir Amirkhany grad student 2008 Stanford
Francois Labonte grad student 2008 Stanford
Dinesh Patil grad student 2008 Stanford
James A. Weaver grad student 2008 Stanford
Amin Firoozshahian grad student 2009 Stanford
Alexandre Solomatnikov grad student 2009 Stanford
Shahar Kvatinsky post-doc 2014-2015 Stanford (Computer Science Tree)
BETA: Related publications

Publications

You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect.

Lim BC, Horowitz M. (2019) An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification Ieee Transactions On Very Large Scale Integration Systems. 27: 193-204
Pu J, Bell S, Yang X, et al. (2017) Programming Heterogeneous Systems from an Image Processing DSL Acm Transactions On Architecture and Code Optimization. 14: 26
Pedram A, Richardson S, Horowitz M, et al. (2017) Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era Ieee Design & Test. 34: 39-50
Lim BC, Horowitz M. (2016) Error Control and Limit Cycle Elimination in Event-Driven Piecewise Linear Analog Functional Models Ieee Transactions On Circuits and Systems. 63: 23-33
Qadeer W, Hameed R, Shacham O, et al. (2015) Convolution engine: Balancing efficiency and flexibility in specialized computing Communications of the Acm. 58: 85-93
Richardson S, Marković D, Danowitz A, et al. (2015) Building Conflict-Free FFT Schedules Ieee Transactions On Circuits and Systems I: Regular Papers. 62: 1146-1155
Lim BC, Jang J, Mao J, et al. (2015) Digital Analog Design: Enabling Mixed-Signal System Validation Ieee Design & Test of Computers. 32: 44-52
Liao S, Horowitz M. (2014) A Verilog Piecewise-Linear Analog Behavior Model for Mixed-Signal Validation Ieee Transactions On Circuits and Systems. 61: 2229-2235
Adams A, Jacobs DE, Dolson J, et al. (2012) The Frankencamera: An experimental platform for computational photography Communications of the Acm. 55: 90-98
Wachs M, Shacham O, Asgar Z, et al. (2012) Bringing up a chip on the cheap Ieee Design and Test of Computers. 29: 57-65
See more...