Elad Alon, Ph.D.
Affiliations: | Electrical Engineering and Computer Science | University of California, Berkeley, Berkeley, CA, United States | |
| 2007 | Stanford University, Palo Alto, CA |
Area:
Integrated Circuits (INC); Micro/Nano Electro Mechanical Systems (MEMS); Communications & Networking (COMNET); Design, Modeling and Analysis (DMA)Google:
"Elad Alon"Mean distance: 6749.43
Cross-listing: E-Tree
Parents
Sign in to add mentor| Mark Horowitz | grad student | 2007 | Stanford | |
| (Measurement and regulation of on -chip power supply noise.) | ||||
Children
Sign in to add trainee| Dongjin Seo | grad student | UC Berkeley | |
| Lingkai Kong | grad student | 2012 | UC Berkeley |
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Naing TL, Rocheleau TO, Alon E, et al. (2020) Low-Power MEMS-Based Pierce Oscillator Using a 61-MHz Capacitive-Gap Disk Resonator. Ieee Transactions On Ultrasonics, Ferroelectrics, and Frequency Control |
| Bailey S, Rigge P, Han J, et al. (2019) A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance Ieee Journal of Solid-State Circuits. 54: 2786-2801 |
| Wang A, Bae W, Han J, et al. (2019) A Real-Time, 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET Ieee Journal of Solid-State Circuits. 54: 1993-2008 |
| Kuo N, Yang B, Wang A, et al. (2018) A 0.4-to-4-GHz All-Digital RF Transmitter Package With a Band-Selecting Interposer Combining Three Wideband CMOS Transmitters Ieee Transactions On Microwave Theory and Techniques. 66: 4967-4984 |
| Jung S, Kwon P, Piech D, et al. (2018) A 2.7-$\mu$ W Neuromodulation AFE With 200 mVpp Differential-Mode Stimulus Artifact Canceler Including On-Chip LMS Adaptation Ieee Solid-State Circuits Letters. 1: 194-197 |
| Trotskovsky K, Whitcombe A, Lacaille G, et al. (2018) A 0.25–1.7-GHz, 3.9–13.7-mW Power-Scalable, −10-dBm Harmonic Blocker-Tolerant Mixer-First RF-to-Digital Receiver for Massive MIMO Applications Ieee Solid-State Circuits Letters. 1: 38-41 |
| Yang B, Chang EY, Niknejad AM, et al. (2018) A 65-nm CMOS $I/Q$ RF Power DAC With 24- to 42-dB Third-Harmonic Cancellation and Up to 18-dB Mixed-Signal Filtering Ieee Journal of Solid-State Circuits. 53: 1127-1138 |
| Kuo N, Yang B, Wang A, et al. (2017) A Wideband All-Digital CMOS RF Transmitter on HDI Interposers With High Power and Efficiency Ieee Transactions On Microwave Theory and Techniques. 65: 4724-4743 |
| Han J, Sutardja N, Lu Y, et al. (2017) Design Techniques for a 60-Gb/s 288-mW NRZ Transceiver With Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65-nm CMOS Technology Ieee Journal of Solid-State Circuits. 52: 3474-3485 |
| Xiao X, Pratt A, Yang B, et al. (2017) A 65-nm CMOS Wideband TDD Front-End With Integrated T/R Switching via PA Re-Use Ieee Journal of Solid-State Circuits. 52: 1768-1782 |