Myeongwon Lee
Affiliations: | Korea University, Seoul, South Korea |
Area:
MagnetismGoogle:
"Myeongwon Lee"Mean distance: (not calculated yet)
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Yun J, Lee M, Jeon Y, et al. (2016) Nanowatt power operation of silicon nanowire NAND logic gates on bendable substrates Nano Research. 1-7 |
| Jeon Y, Lee M, Kim M, et al. (2016) Low-power functionality of silicon-nanowire-assembled inverters on bendable plastics Nano Research. 9: 1409-1417 |
| Lee M, Jeon Y, Kim M, et al. (2015) Flexible semi-around gate silicon nanowire tunnel transistors with a sub- kT/q switch Journal of Applied Physics. 117 |
| Lee M, Jeon Y, Kim S. (2014) ZnO nanowire field-effect transistors with Pt nanocrystals fabricated on a flexible plastic substrate for a non-volatile memory application Physica Status Solidi (a). 211: 1912-1916 |
| Jeon Y, Kang J, Lee M, et al. (2013) Si-nanowire-array-based NOT-logic circuits constructed on plastic substrates using top-down methods. Journal of Nanoscience and Nanotechnology. 13: 3350-3 |
| Lee M, Moon T, Kim S. (2012) Floating Body Effect in Partially Depleted Silicon Nanowire Transistors and Potential Capacitor-Less One-Transistor DRAM Applications Ieee Transactions On Nanotechnology. 11: 355-359 |
| Jeon Y, Lee M, Moon T, et al. (2012) Flexible Nano-Floating-Gate Memory With Channels of Enhancement-Mode Si Nanowires Ieee Transactions On Electron Devices. 59: 2939-2942 |
| Lee M, Jeon Y, Kim S. (2012) Analysis of electrical parameters of p-channel silicon nanowire transistors with selectively thinned channels on plastics Applied Physics Letters. 101: 93503 |
| Lee M, Jeon Y, Jung J, et al. (2012) Multiple silicon nanowire complementary tunnel transistors for ultralow-power flexible logic applications Applied Physics Letters. 100: 253506 |
| Lee M, Jeon Y, Son KS, et al. (2012) Comparative performance analysis of silicon nanowire tunnel FETs and MOSFETs on plastic substrates in flexible logic circuit applications Physica Status Solidi (a). 209: 1350-1358 |