☰

P. Glenn Gulak - Publications

Affiliations: 
University of Toronto, Toronto, ON, Canada 
Area:
Electronics and Electrical Engineering, Computer Science
Tree Info Similar researchers PubMed Report error

28 high-probability publications. We are testing a new system for linking publications to authors. You can help! If you notice any inaccuracies, please sign in and mark papers as correct or incorrect matches. If you identify any major omissions or other inaccuracies in the publication list, please let us know.

Year Citation  Score
2015 Zargham M, Gulak PG. Fully Integrated On-Chip Coil in 0.13 μm CMOS for Wireless Power Transfer Through Biological Media. Ieee Transactions On Biomedical Circuits and Systems. 9: 259-71. PMID 25099630 DOI: 10.1109/TBCAS.2014.2328318  0.308
2013 Zargham M, Gulak PG. A 0.13μm CMOS integrated wireless power receiver for biomedical applications European Solid-State Circuits Conference. 137-140. DOI: 10.1109/ESSCIRC.2013.6649091  0.331
2012 Zargham M, Gulak PG. High-efficiency CMOS rectifier for fully integrated mW wireless power transfer Iscas 2012 - 2012 Ieee International Symposium On Circuits and Systems. 2869-2872. DOI: 10.1109/ISCAS.2012.6271912  0.306
2011 Zargham M, Gulak PG. Integrated CMOS wireless power transfer for neural implants 2011 Ieee Biomedical Circuits and Systems Conference, Biocas 2011. 165-168. DOI: 10.1109/BioCAS.2011.6107753  0.3
2010 Smolyakov V, Patel D, Shabany M, Gulak PG. A WiMAX/LTE compliant FPGA implementation of a high-throughput low-complexity 4x4 64-QAM soft MIMO receiver Conference Record - Asilomar Conference On Signals, Systems and Computers. 385-389. DOI: 10.1109/ACSSC.2010.5757541  0.321
2008 Shabany M, Gulak PG. A systolic architecture of a sequential monte carlo-based equalizer for frequency-selective MIMO channels Ieee Workshop On Signal Processing Systems, Sips: Design and Implementation. 67-72. DOI: 10.1109/SIPS.2008.4671739  0.33
2007 Gross WJ, Kschischang FR, Gulak PG. Architecture and implementation of an interpolation processor for soft-decision Reed-Solomon decoding Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 15: 309-318. DOI: 10.1109/Tvlsi.2007.893609  0.585
2006 Eslami Y, Sheikholeslami A, Gulak PG, Masui S, Mukaida K. An area-efficient universal cryptography processor for smart cards Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 14: 43-55. DOI: 10.1109/Tvlsi.2005.863188  0.568
2006 Gross WJ, Kschischang FR, Koetter R, Gulak PG. Applications of algebraic soft-decision decoding of Reed-Solomon codes Ieee Transactions On Communications. 54: 1224-1234. DOI: 10.1109/TCOMM.2006.877972  0.599
2006 Shabany M, Gulak PG. VLSI implementation of a sequential Monte Carlo receiver Proceedings - Ieee International Symposium On Circuits and Systems. 3418-3421.  0.309
2005 Gross WJ, Kschischang FR, Koetter R, Gulak PG. Towards a VLSI architecture for interpolation-based soft-decision reed-solomon decoders Journal of Vlsi Signal Processing Systems For Signal, Image, and Video Technology. 39: 93-111. DOI: 10.1023/B:VLSI.0000047274.68702.8d  0.551
2005 Gnaedig D, Boutillon E, Jézéquel M, Gaudet VC, Gulak PG. On multiple slice turbo codes Annales Des Telecommunications/Annals of Telecommunications. 60: 79-102. DOI: 10.1007/Bf03219808  0.618
2004 Gross WJ, Kschischang FR, Gulak PG. An FPGA interpolation processor for soft-decision reed-solomon decoding Proceedings - 12th Annual Ieee Symposium On Field-Programmable Custom Computing Machines, Fccm 2004. 310-311. DOI: 10.1109/FCCM.2004.16  0.564
2004 Sheikholeslami A, Gulak PG. Message from the symposium co-chairs Proceedings of the International Symposium On Multiple-Valued Logic.  0.451
2003 Gaudet VC, Gulak PG. A 13.3-Mb/s 0.35-μm CMOS analog turbo decoder IC with a configurable interleaver Ieee Journal of Solid-State Circuits. 38: 2010-2015. DOI: 10.1109/JSSC.2003.818134  0.648
2003 Siu JWK, Eslami Y, Sheikholeslami A, Gulak PG, Endo T, Kawashima S. A current-based reference-generation scheme for 1T-1C ferroelectric random-access memories Ieee Journal of Solid-State Circuits. 38: 541-549. DOI: 10.1109/Jssc.2002.808289  0.531
2003 Esmailian T, Kschischang FR, Gulak PG. In-building power lines as high-speed communication channels: Channel characterization and a test channel ensemble International Journal of Communication Systems. 16: 381-400. DOI: 10.1002/Dac.596  0.496
2003 Gaudet VC, Gulak PG. A 13.3Mb/s 0.35μm CMOS analog turbo decoder IC with a configurable interleaver Digest of Technical Papers - Ieee International Solid-State Circuits Conference.  0.639
2002 Gaudet VC, Gaudet RJ, Gulak PG. Programmable interleaver design for analog iterative decoders Ieee Transactions On Circuits and Systems Ii: Analog and Digital Signal Processing. 49: 457-464. DOI: 10.1109/Tcsii.2002.805022  0.612
2002 Siu JWK, Eslami Y, Sheikholeslami A, Gulak PG, Endo T, Kawashima S. A 16 kb 1T1C FeRAM testchip using current-based reference scheme Proceedings of the Custom Integrated Circuits Conference. 107-110.  0.488
2001 Gross WJ, Gaudet VC, Gulak PG. Difference metric soft-output detection: Architecture and implementation Ieee Transactions On Circuits and Systems Ii: Analog and Digital Signal Processing. 48: 904-911. DOI: 10.1109/82.974777  0.626
2000 Sheikholeslami A, Gulak PG, Takauchi H, Tamura H, Yoshioka H, Tamura T. A pulse-based, parallel-element macromodel for ferroelectric capacitors. Ieee Transactions On Ultrasonics, Ferroelectrics, and Frequency Control. 47: 784-91. PMID 18238610 DOI: 10.1109/58.852059  0.48
2000 Sheikholeslami A, Gulak PG. A survey of circuit innovations in random-access memories Proceedings of the Ieee. 88: 667-689. DOI: 10.1109/5.849164  0.532
2000 Gross WJ, Gaudet VC, Gulak PG. A VLSI architecture for soft-output PR4 detection Midwest Symposium On Circuits and Systems. 1: 416-419.  0.606
2000 Esmailian T, Gulak PG, Kschischang FR. Discrete multitone power line communications system Icassp, Ieee International Conference On Acoustics, Speech and Signal Processing - Proceedings. 5: 2953-2956.  0.621
1998 Gaudet VC, Gulak PG. Implementation issues for high-bandwidth field-programmable analog arrays Journal of Circuits, Systems and Computers. 8: 541-558. DOI: 10.1142/S0218126698000341  0.602
1998 Banihashemi AH, Kschischang FR, Gulak PG. On Tanner graphs of lattices and codes Ieee International Symposium On Information Theory - Proceedings. 115. DOI: 10.1109/ISIT.1998.708704  0.491
1995 Sheikholeslami A, Gulak PG. Transient modeling of ferroelectric capacitors for semiconductor memories Microelectronic Engineering. 29: 141-144. DOI: 10.1016/0167-9317(95)00132-8  0.468
Show low-probability matches.