Bo Wu - Publications

Affiliations: 
Broadcom Ltd 
Area:
SerDes, Analog/Mixed-Signal Circuit Design, Data Converter

5 high-probability publications. We are testing a new system for linking publications to authors. You can help! If you notice any inaccuracies, please sign in and mark papers as correct or incorrect matches. If you identify any major omissions or other inaccuracies in the publication list, please let us know.

Year Citation  Score
2018 Wu B, Zhu S, Zhou Y, Chiu Y. A 9-bit 215 MS/s Folding-Flash Time-to-Digital Converter Based on Redundant Remainder Number System in 45-nm CMOS Ieee Journal of Solid-State Circuits. 53: 839-849. DOI: 10.1109/Jssc.2017.2782766  0.545
2018 Zhu S, Wu B, Cai Y, Chiu Y. A 2-GS/s 8-bit Non-Interleaved Time-Domain Flash ADC Based on Remainder Number System in 65-nm CMOS Ieee Journal of Solid-State Circuits. 53: 1172-1183. DOI: 10.1109/Jssc.2017.2774280  0.569
2016 Wu B, Zhu S, Xu B, Chiu Y. A 24.7 mW 65 nm CMOS SAR-Assisted CT Δ Σ Modulator With Second-Order Noise Coupling Achieving 45 MHz Bandwidth and 75.3 dB SNDR Ieee Journal of Solid-State Circuits. DOI: 10.1109/Jssc.2016.2594953  0.542
2016 Zhu S, Xu B, Wu B, Soppimath K, Chiu Y. A Skew-Free 10 GS/s 6 bit CMOS ADC with Compact Time-Domain Signal Folding and Inherent DEM Ieee Journal of Solid-State Circuits. 51: 1785-1796. DOI: 10.1109/Jssc.2016.2558487  0.566
2015 Wu B, Chiu Y. A 40 nm CMOS derivative-free if Active-RC BPF with programmable bandwidth and center frequency achieving over 30 dBm IIP3 Ieee Journal of Solid-State Circuits. 50: 1772-1784. DOI: 10.1109/Jssc.2015.2412953  0.535
Show low-probability matches.