Parents

Sign in to add mentor
George S. Glinski grad student 1961 University of Ottawa (E-Tree)
 (The insertion loss synthesis of communication networks using non-ideal elements)
Gerard J. van der Maas grad student 1961 University of Ottawa (Physics Tree)

Children

Sign in to add trainee
Lawrence E. Larson grad student 1986 UCLA (E-Tree)
Mustafa Keskin grad student 2002 Oregon State
Jose L. Ceballos grad student 2005 Oregon State
Ruopeng Wang grad student 2006 Oregon State
Xuefeng Chen grad student 2007 Oregon State
Zhenyong Zhang grad student 2007 Oregon State
Kyehyung Lee grad student 2008 Oregon State
Yoshio Nishida grad student 2008 Oregon State
Wenhuan Yu grad student 2010 Oregon State
Jeong S. Chae grad student 2011 Oregon State
Weilun Shen grad student 2011 Oregon State
BETA: Related publications

Publications

You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect.

Shakya JR, Temes GC. (2020) Efficient Calibration of Feedback DAC in Delta Sigma Modulators Ieee Transactions On Circuits and Systems Ii-Express Briefs. 67: 826-830
Kareppagoudr M, Shakya J, Caceres E, et al. (2020) Slewing Mitigation Technique for Switched Capacitor Circuits Ieee Transactions On Circuits and Systems I-Regular Papers. 1-11
Xu Y, Venkatachala PK, Hu Y, et al. (2020) A Charge-Domain Switched-G m -C Band-Pass Filter Using Interleaved Semi-Passive Charge-Sharing Technique Ieee Transactions On Circuits and Systems I-Regular Papers. 67: 600-610
Sadollahi M, Temes GC. (2019) A 10-MHz BW 77.9 dB SNDR DT MASH $\Delta\!\Sigma$ ADC With NC-VCO-Based Quantizer and OPAMP Sharing Ieee Transactions On Circuits and Systems I-Regular Papers. 66: 3384-3392
He T, Kareppagoudr M, Zhang Y, et al. (2019) Noise Filtering and Linearization of Single-Ended Sampled-Data Circuits Ieee Transactions On Circuits and Systems I-Regular Papers. 66: 1331-1341
Wang Y, Temes GC. (2019) Scaling for Optimum Dynamic Range and Noise-Power Tradeoff: A Review of Analog Circuit Design Techniques Ieee Solid-State Circuits Magazine. 11: 98-103
Jung Y, Temes GC. (2019) 2+2 MASH incremental ADC Analog Integrated Circuits and Signal Processing. 99: 243-250
Payandehnia P, Maghami H, Mirzaie H, et al. (2018) A 0.49–13.3 MHz Tunable Fourth-Order LPF with Complex Poles Achieving 28.7 dBm OIP3 Ieee Transactions On Circuits and Systems I-Regular Papers. 65: 2353-2364
Sadollahi M, Hamashita K, Sobue K, et al. (2018) An 11-Bit 250-nW 10-kS/s SAR ADC With Doubled Input Range for Biomedical Applications Ieee Transactions On Circuits and Systems I-Regular Papers. 65: 61-73
Payandehnia P, Maghami H, Mirzaie H, et al. (2018) High-linearity SAR-VCO MASH ΔΣ ADC with second-order noise shaping Electronics Letters. 54: 1366-1368
See more...