☰

Rajiv A. Ravindran, Ph.D. - Publications

Affiliations: 
2007 University of Michigan, Ann Arbor, Ann Arbor, MI 
Area:
Computer Science, Electronics and Electrical Engineering
Tree Info Similar researchers PubMed Report error

5 high-probability publications. We are testing a new system for linking publications to authors. You can help! If you notice any inaccuracies, please sign in and mark papers as correct or incorrect matches. If you identify any major omissions or other inaccuracies in the publication list, please let us know.

Year Citation  Score
2005 Ravindran RA, Senger RM, Marsman ED, Dasika GS, Guthaus MR, Mahlke SA, Brown RB. Partitioning variables across register windows to reduce spill code in a low-power processor Ieee Transactions On Computers. 54: 998-1012. DOI: 10.1109/Tc.2005.132  0.678
2005 Marsman ED, Senger RM, McCorquodale MS, Guthaus MR, Ravindran RA, Dasika GS, Mahlke SA, Brown RB. A 16-bit low-power microcontroller with monolithic MEMS-LC clocking Proceedings - Ieee International Symposium On Circuits and Systems. 624-627. DOI: 10.1109/ISCAS.2005.1464665  0.688
2005 Ravindran RA, Nagarkar PD, Dasika GS, Marsman ED, Senger RM, Mahlke SA, Brown RB. Compiler managed dynamic instruction placement in a low-power code cache Proceedings of the 2005 International Symposium On Code Generation and Optimization, Cgo 2005. 2005: 179-190. DOI: 10.1109/CGO.2005.13  0.671
2004 Chu ML, Fan KC, Ravindran RA, Mahlke SA. Cost-sensitive partitioning in an architecture synthesis system for multicluster processors Ieee Micro. 24: 10-20. DOI: 10.1109/Mm.2004.7  0.663
2003 Ravindran RA, Senger RM, Marsman ED, Dasika GS, Guthaus MR, Mahlke SA, Brown RB. Increasing the number of effective registers in a low-power processor using a windowed register file Cases 2003: International Conference On Compilers, Architecture, and Synthesis For Embedded Systems. 125-136.  0.688
Show low-probability matches.